

5-27-03

EAST - [Dwin_Default.wsp:1]

File View Edit Tools Window Help

BRS:
BRS:
BRS:
BRS:
BRS:

Pending

Active

- L1: (12040) "chang".in.
- L2: (135) "cadence".as.
- L3: (0) "Cadence Design Systems, Inc.".as.
- L4: (135) Cadence.as.
- L5: (6) 4 and 1
- L6: (1) ("6269467").PN.
- L7: (1749) block and design and edit and internal and circuit
- L8: (74) 7 and (block adj level)

Failed

Saved

Favorites

Tagged (0)

UDC

Queue

Trash

	U	1	Document ID	Issue Date	Pages	Titl
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6470482 B1	20021022	42	METHOD AND SYSTEM FOR CREA VALIDATING STRUCTURAL DESC
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6435737 B1	20020820	305	Data pipeline system and c
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6407972 B1	20020618	42	Editing apparatus and edit
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6374252 B1	20020416	29	Modeling of object-oriente translation to relational
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6330666 B1	20011211	302	Multistandard video decode

Hits Details Image Text HTML

Ready

Start Client... 0927... 0927... 0927... 0927... EA



BRS:

- ☐ Pending
- ☒ **Active**
 - ☒ L1: (285) behavioral adj model\$
 - ☒ L2: (6) 1 and (process adj block\$)
 - ☒ L3: (5383) process adj block\$
 - ☒ L4: (6) 1 and 3
 - ☒ L5: (211737) electron\$ and design
 - ☒ L6: (128) 5 and 1
 - ☒ L7: (121) 6 and simulat\$
 - ☒ L8: (2) 7 and 4
 - ☒ L9: (63) assignment adj decision
 - ☒ L10: (2) 9 same diagram
 - ☒ L11: (7) 9 and (control adj node\$)
 - ☒ L12: (88109) 5 and convert\$
 - ☒ L13: (13603) 12 and simulat\$
 - ☒ L14: (270) 13 and (hardware adj design)
 - ☒ L15: (86) 14 and HDL
 - ☒ L16: (866) 15 and 1
 - ☒ L17: (14) 15 and 1
- ☐ Failed

 Default operator:

☒ BRS f... ☒ IS&R... ☒ H...

	U	I	Document ID	Issue Date	Pages	Title
1	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6470482 B1	20021022	42	METHOD AND SYSTEM FOR CREATING AND VALIDATING STRUCTURAL DESCRIPTIONS
2	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6389379 B1	20020514	157	Converification system and method
3	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6269467 B1	20010731	71	Block based design methodology
4	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6263302 B1	20010717	59	Hardware and software co-simulating the cache of a processor
5	<input checked="" type="checkbox"/>	<input type="checkbox"/>	US 6230114 B1	20010508	37	Hardware and software co-simulating an analyzed user program

☒ Hits ☒ Details ☒ Image ☒ Text ☒ HTML

Ready



- BRS: 17 and @ad<=19980519
- ISNR:
- BRS:
- BRS:
- BRS:
- ISNR:
- BRS:
- Pending
- Active
 - L1: (5383) process adj block\$
 - L2: (3771) 1 and input\$
 - L3: (63) 2 and stimuli
 - L4: (2) (("5930711") or ("5490266"))
 - L5: (1) assignment adj decision adj
 - L6: (51) gtech
 - L7: (4) 6 and (parse adj tree)
- Failed
- Saved
- Favorites
- Tagged (0)
- UDC

 Default operator:

	U	I	Document ID	Issue Date	Pages	Title
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6212666 B1	20010403	50	Graphic representation of circuit design and timing
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6132109 A	20001017	46	Architecture and methods f description language sourc
3	<input type="checkbox"/>	<input type="checkbox"/>	US 5937190 A	19990810	95	Architecture and methods f description language sourc
4	<input type="checkbox"/>	<input type="checkbox"/>	US 5764951 A	19980609	39	Methods for automatically

Ready